7ef3e5f7b4
Thomas Krenn OSS Capacity and RI1208SMXS ( #2614 )
...
* OSS Capacity (V3.0)
* add images for OSS Capacity
* fix slug
* change pcie positions
* fix comments
* Acbel R1CA2122A-P PSU
* add manufacturer ro slug again
* strip trailing spaces
* lint yaml
* rename oss-capacity-v3.0
* also rename elevation images
* RI1208-SMXS (V1.0)
* 800W 1U Redundant Power Supply
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2025-01-08 10:26:07 +00:00
raven and Giotta Simon
3670911289
QNAP TS-883XU-RP ( #2616 )
...
* TS-883XU-RP
* PWR-PSU-300W-DT01
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2025-01-08 10:19:54 +00:00
4092cea07c
Improve image tests ( #2500 )
...
* Fix rear_imge test and description
* replace '/' by os.path.sep
* Extend error messages to include expected filenames
* fix image path (use elevation-images as base dir)
* add quotes around expected path
* Improve failure message
* remove redundant image description
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Daniel W. Anner <daniel.anner@danstechsupport.com >
2024-12-26 12:31:24 -05:00
raven and Giotta Simon
317d64ed40
NetApp 2700 Series ( #2531 )
...
* X5726A
* X5720A
* X-5731A-00
* remove slugs from modules
* DE460C
* FAS2720
* FAS2750
* update FAS2700 Controller
* add airflow to DE460C
* add positions to PSU bays
* add positions to DE460C
* Use colons instead of dashes to improve readability
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-11-28 07:59:46 +00:00
raven and Giotta Simon
f84b9aeffe
Synology RS3621xs+ ( #2505 )
...
* add PCIe slots to RS3621xs+
* E25G30-F2
* PSU 550W-RP Module_1
* PSU 500W-RP Module_2
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-11-15 13:11:31 +00:00
raven and Giotta Simon
8138239f9b
720478-B21 ( #2502 )
...
* 720478-B21
* Just use the module name as power port name. (As it will be PS1/PS2)
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-11-15 11:03:46 +00:00
98f026ba63
Digi PortServer TS 8/16 ( #2498 )
...
* Add TS8
* add TS16
* Modify image
* fix model name
* fix slug
* rename image after changing slug
* fix yaml file name after changing slug
* rename image
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-14 16:52:57 +00:00
50c536b9e6
P42044-B21 ( #2501 )
...
* add P42044-B21
* use description instead of comment for long name
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-14 16:45:12 +00:00
raven and Giotta Simon
ee6ef74d01
C1200-16T-2G ( #2474 )
...
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-11-08 10:36:43 +00:00
81883af60c
add device height to all apus ( #2463 )
...
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-07 08:44:42 +00:00
raven and Giotta Simon
75787117fb
cisco-sg350-52 ( #2471 )
...
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-11-06 16:00:46 +00:00
raven and Harry
8e169916bb
Cisco SG300 and SG500 improvements ( #2469 )
...
* sg300-28
* SG300-52
* SG500X-48
* SX550X-16FT
* add weight to SG300-28
* fix file naming
---------
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-06 11:36:31 +00:00
0040bcd303
Lantronix ETS16PR and ETS32PR ( #2464 )
...
* add ETS16PR
* add ETS32PR
* add weight
* Add missing Serial 10 port
* also add maximum_draw
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-06 11:14:34 +00:00
1bf52d93ea
Add various CBS250 Switches ( #2465 )
...
* add CBS250-48T-4G
* fix 1000base-x-sfp
* CBS250-16T-2G
* correct console ports
* fix airflow
* fix 1000base-x-sfp
* CBS250-24T-4X
* Nicer comment for CBS250 series datasheet
* CBS250-24T-4G
* CBS250-24PP-4G
* CBS250-48T-4X
* add mini-b console ports for larger devices.
* CBS250-8T-E-2G
* CBS250-8FP-E-2G
* fix TenGigabitEthernet interface naming
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-05 21:39:04 +00:00
raven and Giotta Simon
2e93139007
CBS350: Small improvements ( #2466 )
...
* make datasheet link clickable
* fix TenGigabitEthernet naming
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-11-05 21:25:39 +00:00
961b0b2a62
Replace all non-ascii characters in the repository. ( #2460 )
...
* remove (r)
* remove (tm)
* replace all dashes with ascii -
* replace double quotes
* Replace another type of dash
* replace multiply by x
* replace a third type of dash
* remaining substitutions by hand
* fix line lenght
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-05 21:14:04 +00:00
raven and Giotta Simon
2ef0121d80
fix non-unicode symbol and add some descriptions while at it ( #2459 )
...
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-11-05 21:06:43 +00:00
36e7dc73b5
add Supermicro 5018D-FN8T and 5019D-FN8TP ( #2441 )
...
* add SuperServer 5018D-FN8T
* transform slug to lowercase
* add SYS-5019D-FN8TP
* add comments with links and fix interface type
* remove console ports
* add missing pci slots
* add elevation images
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-11-03 13:17:50 +00:00
603a91a744
Eaton Tripp Lite Updates ( #2313 )
...
* Add Tripp-Lite-B064-032-01-IPG
* Update Tripp-Lite-B064-016-02-IPG based on changes made for Tripp-Lite-B064-032-01-IPG.
* Add B072-032-IP2
* Set correct network port names for B064 series.
* Update Tripp-Lite-B064-032-01-IPG.yaml
adjust network port speeds
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
Co-authored-by: Harry <Harry@cadby.co.uk >
2024-10-25 21:24:17 +01:00
raven
3278e5f011
Add weight for some NK9 devices and fix device height. ( #2296 )
2024-10-15 06:14:41 +01:00
raven and Giotta Simon
de87095cbc
Add front and rear image for HPE ProLiant DL360 Gen9 ( #2297 )
...
* Add front and rear image for HPE ProLiant DL360 Gen9
* Fix typos while we are at it.
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-10-13 22:05:16 +01:00
raven and Giotta Simon
bdb9085185
Add FS FHD-FAP Modules and Image for FHD-FPP5DRL Device ( #2303 )
...
* Add 12 and 18 Port FS FHD-FAP Modules
* add elevation image for FHD-FPP5DRL
* Fix pre-commit findings.
* FHD-1UFCE is not full depth
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-08-22 12:16:44 -04:00
raven and Giotta Simon
377d0c3b06
Add generic LSH/APC patchpanels with 24 and 48 ports. ( #2304 )
...
* Add generic LSH/APC patchpanels with 24 and 48 ports.
* Fix Pytest findings.
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-08-22 12:07:52 -04:00
raven and Giotta Simon
5f2b11b8aa
Make Cable Management Panel Models Human Readable ( #2306 )
...
* remove old files
* Make model human readable and rename 'ru' to 'U' to match other devices.
---------
Co-authored-by: Giotta Simon <simon.giotta@ruag.ch >
2024-08-22 12:02:56 -04:00
